![[Image]SANEI HYTECHS](/en/shared/img/logo_w.png){kind=logo}
LSI Layout design
The final quality of a product is determined by its layout design. We offer a proposal-based service that caters to the unique needs of our customers, with a focus on creating meaningful and visually appealing layouts.
SANEI HYTECHS has been providing "Manual Layout Design" services since its inception, leveraging over 40 years of experience, achievements, and expertise developed through integrated design of analog circuitry to help solve our customers' challenges. Our strengths lie in our ability to offer customized proposals that meet the specific needs of our customers, and our flexibility in responding to their requests.Layout design and verification services.
SANEI HYTECHS' layout design is supported by years of experience and development achievements.
Drawing on over 40 years of experience in layout design since our founding, as well as our expertise and skills developed through integrated analog circuit design, we offer customized proposals and designs that cater to the unique needs of our customers.- Efficient workflow proposal
- Utilization of QA and AI management sheets, as well as our proprietary checklist
- Efficiency improvement of various processes and tasks through script creation and utilization
- Establishment of know-how and techniques for layout design
- Creation of documents (report) that can be utilized as assets
Efficient workflow proposal.
We will propose an efficient flow based on the content of the customer's request.
By closely sharing information with the customer, such as through intermediate reviews and regular meetings, we will design the layout with a flow that minimizes rework.
By closely sharing information with the customer, such as through intermediate reviews and regular meetings, we will design the layout with a flow that minimizes rework.
Utilization of QA and AI management sheets and our company's unique checklist
This is one of our initiatives to promote design efficiency and improve quality
We achieve high quality by utilizing QA and AI management sheets and our own unique checklist.
We will centrally manage the QA and AI management sheets in our company, which will reduce the burden on our customers.
We achieve high quality by utilizing QA and AI management sheets and our own unique checklist.
We will centrally manage the QA and AI management sheets in our company, which will reduce the burden on our customers.
Efficiency Improvement of Various Processes and Tasks through Script Creation and Utilization.
These are one of the efforts to promote design efficiency and improve quality.
We are promoting efficiency improvements in various tasks, such as mechanizing layout checks using scripts.
Mechanizing tasks allows for quicker and more accurate design.
We are promoting efficiency improvements in various tasks, such as mechanizing layout checks using scripts.
Mechanizing tasks allows for quicker and more accurate design.
[Example] Check for forgotten VIA placement.
We create proprietary rules for the layout verification tool to enable quick and accurate checks through automation.
Establishment of layout design know-how and techniques.
We integrate years of layout design experience with integrated circuit design to create a layout that takes into account the intentions of circuit designers and the characteristics of the circuit.
We strive to create a "beautiful layout" that is clear and efficient, without any unnecessary elements.
We strive to create a "beautiful layout" that is clear and efficient, without any unnecessary elements.
- Layout design that understands the process cross-section.
- We propose a layout design approach based on design expertise/techniques in fine processes (STI), taking into account the characteristics of the process.
- We perform in-house checks and propose improvements based on our knowledge and expertise in ESD and latch-up.
- In the pre-design stage, we account for parasitic components in our layout design and coordinate with circuit designers to address any issues.
- We propose solutions to achieve area reduction.
Proposals for improving the arrangement of the PADs, terminal positions, power and signal routing, and component constants, as well as presenting size constraint factors and suggesting improvement measures.
Creating documents (reports) that can be leveraged as assets.
We specialize in creating accurate and comprehensive documents, such as reports, that are tailored to meet your specific needs and requirements.
We create design reports that specify the layout design concept, placement, and wiring care conditions, as needed. These reports can be used for chip redesign or future development.
We create easy-to-understand physical verification reports that include verification settings, pseudo-error locations, and explanations to facilitate efficient error identification and resolution.
We create design reports that specify the layout design concept, placement, and wiring care conditions, as needed. These reports can be used for chip redesign or future development.
We create easy-to-understand physical verification reports that include verification settings, pseudo-error locations, and explanations to facilitate efficient error identification and resolution.
【Example】Physics Verification Report
The physical verification results will be documented, including comprehensive details of the configurations.The report can serve as a reference for finding necessary information when revising or making changes to the document.
- Setting up Layout Verification Tool
- We will provide information on the necessary verification tool settings for each process.
- We will adjust the option settings of the layout verification tool to ensure their appropriateness, considering factors such as verification accuracy and time, and update the information accordingly.
Design Achievements
With a wealth of development achievements, we can handle layouts ranging from standard cells to chip tops.
We have amassed extensive design achievements for major foundries and processes, both domestically and internationally.We will build a design environment based on design information, including Process Design Kits (PDKs).
Layout Design Achievements (Process)
IO
GPIO,High-Speed I/O
Memory
SRAM,EEPROM
Other
Chip Top,Standard Cell
Design Flow
We aim to improve efficiency through integrated design of analog circuits and layout
Depending on the nature of the request, we will propose an efficient workflow, which may include conducting intermediate reviews.
-
01
Kickoff meeting -
02
feasibility study -
03
Floor plan -
04
Block layout, Overall layout -
05
Layout verification -
06
Design review
(internal and with customers). -
07
Delivery
01Kickoff meeting
Sharing project structure and schedule awareness
- Circuit accuracy and release schedule
The above takes precedence over the layout specifications. - How to present layout specifications
- Frequency of progress checks
- Check system
02feasibility study
Reducing iterations between circuit design and layout design
- Optimal circuit parameter exploration under layout constraints.
- Creating component circuits and layouts with expected parasitic effects (performing LPE and modularizing for use).
03Floor plan
We incorporate feedback directly from circuit design to achieve high-quality floor plans."
- We verify that the content specified in the layout specifications is accurately reflected.
- We proactively consider even the smallest details that may not have been explicitly stated in the specifications.
- We will share requests from the layout team to the circuit team at an early stage and ask them to implement them.
04Block layout and Overall layout
We adjust the layout design according to the status of circuit design to ensure seamless integration and optimal performance.
- We conduct regular internal progress review meetings to ensure continuous collaboration and transparent communication of our progress among team members.
- We incorporate feedback directly from circuit design to achieve high-quality floor plans.
- We promptly respond to feedback from LPE extraction.
05Layout verification
We also perform layout verification using SANEI HYTECHS' proprietary technology.
- We also conduct inspections using a comprehensive checklist.
- We are committed to enhancing quality and continuous improvement by promoting mechanical layout checks using advanced tools.
- We develop supplementary rule files to address any deficiencies in existing Process Design Kits (PDKs), ensuring comprehensive design rule coverage.
- We create Visual Inspection Reduction (VIR) rule files to minimize the need for manual inspection and enable efficient design rule checking.
06Design review (internal and with customers).
We conduct regular intermediate reviews and meetings to ensure continuous monitoring of layout progress and facilitate timely identification and resolution of any issues.
- We aim to ensure smooth project progression by providing timely and appropriate reports and confirmations, thereby preventing significant feedback.
We conduct regular meetings and intermediate reviews - To ensure seamless project execution and alleviate the burden on our customers, we handle QA and AI management in-house.
07Delivery
Our database delivery service also supports the industry's de facto standard tools.
- Layout data (GDS/OADB)
- Layout design report
We create custom layout design reports tailored to meet the specific needs of our clients.